Stop the war!
Остановите войну!
for scientists:
default search action
"Performance and Wirability Driven Layout for Row-Based FPGAs."
Sudip Nag, Kaushik Roy (1998)
- Sudip Nag, Kaushik Roy:
Performance and Wirability Driven Layout for Row-Based FPGAs. VLSI Design 7(4): 353-364 (1998)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.