"A Cache System Design for CMPs with Built-In Coherence Verification."

Mamata Dalui, Biplab K. Sikdar (2016)

> Home

Details and statistics

DOI: 10.1155/2016/8093614

access: open

type: Journal Article

metadata version: 2019-10-19

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/DaluiS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/DaluiS16
Mamata Dalui, Biplab K. Sikdar:
A Cache System Design for CMPs with Built-In Coherence Verification. VLSI Design 2016: 8093614:1-8093614:16 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.