![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"A 3.2-GHz 178-fsrms Jitter Subsampling PLL/DLL-Based ..."
Dong-Hyun Yoon et al. (2022)
- Dong-Hyun Yoon
, Dong-Kyu Jung
, Kiho Seong
, Jae-Soub Han
, Keun-Yong Chung, Ju Eon Kim
, Tony Tae-Hyoung Kim
, Kwang-Hyun Baek
:
A 3.2-GHz 178-fsrms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock Multiplier. IEEE Trans. Very Large Scale Integr. Syst. 30(7): 915-925 (2022)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.