"Cost-effective VLSI architectures and buffer size optimization for ..."

Yuan-Hau Yeh, Chen-Yi Lee (1999)

> Home

Details and statistics

DOI: 10.1109/92.784096

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YehL99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YehL99
Yuan-Hau Yeh, Chen-Yi Lee:
Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms. IEEE Trans. Very Large Scale Integr. Syst. 7(3): 345-358 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.