"A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock."

Isaak Yang, Kwang-Hyun Cho (2021)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2020.3046099

access: closed

type: Journal Article

metadata version: 2021-03-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YangC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YangC21
Isaak Yang, Kwang-Hyun Cho:
A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock. IEEE Trans. Very Large Scale Integr. Syst. 29(3): 512-518 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.