"A 0.5 V single power supply operated high-speed boosted and ..."

Hiroyuki Yamauchi et al. (1997)

> Home

Details and statistics

DOI: 10.1109/92.645064

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YamauchiIAM97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YamauchiIAM97
Hiroyuki Yamauchi, Toru Iwata, Hironori Akamatsu, Akira Matsuzawa:
A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture. IEEE Trans. Very Large Scale Integr. Syst. 5(4): 377-387 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.