"The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures."

David B. Thomas, Wayne Luk (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2194171

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ThomasL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ThomasL13
David B. Thomas, Wayne Luk:
The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures. IEEE Trans. Very Large Scale Integr. Syst. 21(4): 761-770 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.