Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Design Methodology for Power Efficiency Optimization of High-Speed ..."

Arun Palaniappan, Samuel Palermo (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2211628

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/PalaniappanP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/PalaniappanP13
Arun Palaniappan, Samuel Palermo:
A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures. IEEE Trans. Very Large Scale Integr. Syst. 21(8): 1421-1431 (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.