"A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS."

Jian Luo et al. (2018)

Details and statistics

DOI: 10.1109/TVLSI.2018.2846746

access: closed

type: Journal Article

metadata version: 2021-05-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics