"A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme."

Ying-Zu Lin, Cheng-Wu Lin, Soon-Jyh Chang (2010)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2009.2013628

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LinLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LinLC10
Ying-Zu Lin, Cheng-Wu Lin, Soon-Jyh Chang:
A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme. IEEE Trans. Very Large Scale Integr. Syst. 18(3): 509-513 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.