"Scalable Network-on-Chip Architectures for Brain-Machine Interface ..."

Xian Li et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2018.2843282

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LiDBDP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LiDBDP18
Xian Li, Karthi Duraisamy, Paul Bogdan, Janardhan Rao Doppa, Partha Pratim Pande:
Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications. IEEE Trans. Very Large Scale Integr. Syst. 26(10): 1895-1907 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.