"Interleaving buffer insertion and transistor sizing into a single ..."

Yanbin Jiang et al. (1998)

> Home

Details and statistics

DOI: 10.1109/92.736136

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/JiangSBK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/JiangSBK98
Yanbin Jiang, Sachin S. Sapatnekar, Cyrus Bamji, Juho Kim:
Interleaving buffer insertion and transistor sizing into a single optimization. IEEE Trans. Very Large Scale Integr. Syst. 6(4): 625-633 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.