"Low-Overhead Triple-Node-Upset-Tolerant Latch Design in 28-nm CMOS."

Xin Chen et al. (2023)

Details and statistics

DOI: 10.1109/TVLSI.2023.3274632

access: closed

type: Journal Article

metadata version: 2023-07-07

a service of  Schloss Dagstuhl - Leibniz Center for Informatics