"Parallel-pipeline 8×8 forward 2-D ICT processor chip for image coding."

Gustavo A. Ruiz, Juan A. Michell, Angel M. Burón (2005)

> Home

Details and statistics

DOI: 10.1109/TSP.2004.840682

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/RuizMB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/RuizMB05
Gustavo A. Ruiz, Juan A. Michell, Angel M. Burón:
Parallel-pipeline 8×8 forward 2-D ICT processor chip for image coding. IEEE Trans. Signal Process. 53(2-1): 714-723 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.