"Architectures for multiplierless fast Fourier transform hardware ..."

Wirendre A. Perera (1987)

> Home

Details and statistics

DOI: 10.1109/TASSP.1987.1165093

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/Perera87
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/Perera87
Wirendre A. Perera:
Architectures for multiplierless fast Fourier transform hardware implementation in VLSI. IEEE Trans. Acoust. Speech Signal Process. 35(12): 1750-1760 (1987)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.