"Parametric Yield Modeling and Simulations of FPGA Circuits Considering ..."

N. Pete Sedcole, Peter Y. K. Cheung (2008)

> Home

Details and statistics

DOI: 10.1145/1371579.1371582

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/SedcoleC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/SedcoleC08
N. Pete Sedcole, Peter Y. K. Cheung:
Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations. ACM Trans. Reconfigurable Technol. Syst. 1(2): 10:1-10:28 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.