"Graph-Based Approaches to Placement of Processing Element Networks on ..."

Bailey Miller et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2629521

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/MillerVGB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/MillerVGB15
Bailey Miller, Frank Vahid, Tony Givargis, Philip Brisk:
Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation. ACM Trans. Reconfigurable Technol. Syst. 7(4): 37:1-37:22 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.