![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"A Novel FPGA Implementation of a Time-to-Digital Converter Supporting ..."
Dinh Van Luan, Xuan Truong Nguyen, Hyuk-Jae Lee (2019)
- Dinh Van Luan
, Xuan Truong Nguyen
, Hyuk-Jae Lee:
A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation. ACM Trans. Reconfigurable Technol. Syst. 12(2): 10:1-10:21 (2019)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.