"An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models ..."

Farheen Fatima Khan, Andy Gean Ye (2018)

> Home

Details and statistics

DOI: 10.1145/3182394

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/KhanY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/KhanY18
Farheen Fatima Khan, Andy Gean Ye:
An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures. ACM Trans. Reconfigurable Technol. Syst. 11(1): 8:1-8:23 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.