"Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware ..."

Etienne Bergeron et al. (2011)

> Home

Details and statistics

DOI: 10.1145/1968502.1968503

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/BergeronPFD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/BergeronPFD11
Etienne Bergeron, Louis-David Perron, Marc Feeley, Jean-Pierre David:
Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware Compilation. ACM Trans. Reconfigurable Technol. Syst. 4(2): 12:1-12:27 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.