Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs."

Yosi Ben-Asher, Danny Meisler, Nadav Rotem (2010)

> Home

Details and statistics

DOI: 10.1145/1839480.1839485

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/Ben-AsherMR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/Ben-AsherMR10
Yosi Ben-Asher, Danny Meisler, Nadav Rotem:
Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs. ACM Trans. Reconfigurable Technol. Syst. 3(3): 15:1-15:19 (2010)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.