"AXI Lite Redundant On-Chip Bus Interconnect for High Reliability Systems."

Jesús Lázaro et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TR.2023.3267436

access: open

type: Journal Article

metadata version: 2024-06-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tr/LazaroAZAJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tr/LazaroAZAJ24
Jesús Lázaro, Armando Astarloa, Aitzol Zuloaga, José Ángel Araujo, Jaime Jiménez:
AXI Lite Redundant On-Chip Bus Interconnect for High Reliability Systems. IEEE Trans. Reliab. 73(1): 602-607 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.