"From VHDL to efficient and first-time-right designs: a formal approach."

Peter F. A. Middelhoek, Sreeranga P. Rajan (1996)

Details and statistics

DOI: 10.1145/233539.233541

access: closed

type: Journal Article

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics