Stop the war!
Остановите войну!
for scientists:
default search action
"From VHDL to efficient and first-time-right designs: a formal approach."
Peter F. A. Middelhoek, Sreeranga P. Rajan (1996)
- Peter F. A. Middelhoek, Sreeranga P. Rajan:
From VHDL to efficient and first-time-right designs: a formal approach. ACM Trans. Design Autom. Electr. Syst. 1(2): 205-250 (1996)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.