"HW-SW co-design of image classification accelerator on FPGA."

Ratshih Sayed, H. H. Draz, Haytham Azmi (2025)

> Home

Details and statistics

DOI: 10.1007/S11227-025-07380-X

access: closed

type: Journal Article

metadata version: 2025-06-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/SayedDA25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/SayedDA25
Ratshih Sayed, H. H. Draz, Haytham Azmi:
HW-SW co-design of image classification accelerator on FPGA. J. Supercomput. 81(8): 941 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.