"A thread-level parallelization of pairwise additive potential and force ..."

Yoshimichi Andoh et al. (2018)

> Home

Details and statistics

DOI: 10.1007/S11227-018-2272-2

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/AndohSOSOKYO18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/AndohSOSOKYO18
Yoshimichi Andoh, Soichiro Suzuki, Satoshi Ohshima, Tatsuya Sakashita, Masao Ogino, Takahiro Katagiri, Noriyuki Yoshii, Susumu Okazaki:
A thread-level parallelization of pairwise additive potential and force calculations suitable for current many-core architectures. J. Supercomput. 74(6): 2449-2469 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.