Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Architectural-Level Power Optimization of Microcontroller Cores in ..."

Sergio Saponara, Luca Fanucci, Pierangelo Terreni (2007)

> Home

Details and statistics

DOI: 10.1109/TIE.2006.885450

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/SaponaraFT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/SaponaraFT07
Sergio Saponara, Luca Fanucci, Pierangelo Terreni:
Architectural-Level Power Optimization of Microcontroller Cores in Embedded Systems. IEEE Trans. Ind. Electron. 54(1): 680-683 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.