"Hardware implementation of an artificial neural network using field ..."

Naleih M. Botros, M. Abdul-Aziz (1994)

> Home

Details and statistics

DOI: 10.1109/41.334585

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/BotrosA94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/BotrosA94
Naleih M. Botros, M. Abdul-Aziz:
Hardware implementation of an artificial neural network using field programmable gate arrays (FPGA's). IEEE Trans. Ind. Electron. 41(6): 665-667 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.