![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Finding and Applying Loop Transformations for Generating Optimized FPGA ..."
Harald Devos et al. (2007)
- Harald Devos, Kristof Beyls, Mark Christiaens, Jan M. Van Campenhout
, Erik H. D'Hollander, Dirk Stroobandt:
Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations. Trans. High Perform. Embed. Archit. Compil. 1: 159-178 (2007)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.