"Area Efficient Skyrmion Logic Based Approximate Adder Architecture Design ..."

Santhosh Sivasubramani et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TETC.2024.3434723

access: closed

type: Journal Article

metadata version: 2025-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tetc/SivasubramaniPKHMA25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/SivasubramaniPKHMA25
Santhosh Sivasubramani, Bibekananda Paikaray, Mahathi Kuchibhotla, Arabinda Haldar, Chandrasekhar Murapaka, Amit Acharyya:
Area Efficient Skyrmion Logic Based Approximate Adder Architecture Design Methodology. IEEE Trans. Emerg. Top. Comput. 13(2): 525-536 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.