"Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation."

Cindy Mark et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2331147.2331152

access: closed

type: Journal Article

metadata version: 2020-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/MarkCSW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/MarkCSW12
Cindy Mark, Scott Y. L. Chin, Lesley Shannon, Steven J. E. Wilton:
Hierarchical Benchmark Circuit Generation for FPGA Architecture Evaluation. ACM Trans. Embed. Comput. Syst. 11(S2): 42:1-42:25 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.