"VLSI implementation of parallel coefficient-by-coefficient two-dimensional ..."

Shih-Chang Hsia et al. (1995)

> Home

Details and statistics

DOI: 10.1109/76.473561

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/HsiaLYB95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/HsiaLYB95
Shih-Chang Hsia, Bin-Da Liu, Jar-Ferr Yang, Bor-Long Bai:
VLSI implementation of parallel coefficient-by-coefficient two-dimensional IDCT processor. IEEE Trans. Circuits Syst. Video Technol. 5(5): 396-406 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.