"Fast Block Motion Estimation With 8-Bit Partial Sums Using SIMD Architectures."

Chunjiang J. Duanmu, M. Omair Ahmad, M. N. S. Swamy (2007)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2007.898645

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/DuanmuAS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/DuanmuAS07
Chunjiang J. Duanmu, M. Omair Ahmad, M. N. S. Swamy:
Fast Block Motion Estimation With 8-Bit Partial Sums Using SIMD Architectures. IEEE Trans. Circuits Syst. Video Technol. 17(8): 1041-1053 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.