"A Memory Efficient FPGA Implementation of Offset-Free Explicit Model ..."

Chaitanya Jugade et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCST.2022.3168493

access: closed

type: Journal Article

metadata version: 2022-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcst/JugadeISKG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcst/JugadeISKG22
Chaitanya Jugade, Deepak Ingole, Dayaram N. Sonawane, Michal Kvasnica, John L. Gustafson:
A Memory Efficient FPGA Implementation of Offset-Free Explicit Model Predictive Controller. IEEE Trans. Control. Syst. Technol. 30(6): 2646-2657 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.