"An Analysis of Jitter Accumulation in a Chain of PLL Timing Recovery Circuits."

T. Shimamura, I. Eguchi (1977)

> Home

Details and statistics

DOI: 10.1109/TCOM.1977.1093918

access: closed

type: Journal Article

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcom/ShimamuraE77
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcom/ShimamuraE77
T. Shimamura, I. Eguchi:
An Analysis of Jitter Accumulation in a Chain of PLL Timing Recovery Circuits. IEEE Trans. Commun. 25(9): 1027-1032 (1977)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.