Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification."

Murad Qasaimeh, Assim Sagahyroon, Tamer Shanableh (2015)

> Home

Details and statistics

DOI: 10.1109/TCI.2015.2424077

access: closed

type: Journal Article

metadata version: 2017-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tci/QasaimehSS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tci/QasaimehSS15
Murad Qasaimeh, Assim Sagahyroon, Tamer Shanableh:
FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification. IEEE Trans. Computational Imaging 1(1): 56-70 (2015)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.