"Design of an Efficient NTT/INTT Architecture With Low-Complex Memory ..."

Yanrui Zhao et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2023.3296492

access: closed

type: Journal Article

metadata version: 2024-01-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ZhaoLHX24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ZhaoLHX24
Yanrui Zhao, Xiaofan Liu, Yue Hu, Hao Xiao:
Design of an Efficient NTT/INTT Architecture With Low-Complex Memory Mapping Scheme. IEEE Trans. Circuits Syst. II Express Briefs 71(1): 400-404 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.