"A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning."

Peilin Yang, Fule Li, Zhihua Wang (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3355739

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/YangLW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/YangLW24
Peilin Yang, Fule Li, Zhihua Wang:
A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning. IEEE Trans. Circuits Syst. II Express Briefs 71(6): 2961-2965 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.