"A 10-Bit 500-MS/s Pipelined SAR ADC With Nonlinearity-Compensated ..."

Nannan Li et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3462557

access: closed

type: Journal Article

metadata version: 2025-03-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/LiZLPWQZWZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/LiZLPWQZWZ25
Nannan Li, Hanrui Zhang, Bin Liu, Lei Pei, Jinfu Wang, Huanhuan Qi, Jie Zhang, Xiaofei Wang, Hong Zhang:
A 10-Bit 500-MS/s Pipelined SAR ADC With Nonlinearity-Compensated Open-Loop Amplifier and Parallel Conversion Through Comparator Reusing. IEEE Trans. Circuits Syst. II Express Briefs 72(2): 354-358 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.