"A 0.6-V 4-MS/s Asynchronous SAR ADC With 2-Bit Conversion/Cycle ..."

Sang-Hun Lee, Won-Young Lee (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3446534

access: closed

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/LeeL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/LeeL24
Sang-Hun Lee, Won-Young Lee:
A 0.6-V 4-MS/s Asynchronous SAR ADC With 2-Bit Conversion/Cycle Time-Domain Comparator. IEEE Trans. Circuits Syst. II Express Briefs 71(11): 4648-4652 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.