"Timing Optimization Model and PVT Tracked Scheme for STT-MRAM Voltage-Mode ..."

Yongliang Zhou et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3425935

access: closed

type: Journal Article

metadata version: 2024-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/ZhouLZSWYDZWP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ZhouLZSWYDZWP24
Yongliang Zhou, Xiao Lin, Zixuan Zhou, Yingxue Sun, Yiming Wei, Zhen Yang, Chengxing Dai, JingXue Zhong, Xiulong Wu, Chunyu Peng:
Timing Optimization Model and PVT Tracked Scheme for STT-MRAM Voltage-Mode Sense. IEEE Trans. Circuits Syst. I Regul. Pap. 71(9): 4019-4031 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.