"A Bias-Current-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation."

Xinyu Xu et al. (2021)

Details and statistics

DOI: 10.1109/TCSI.2021.3090567

access: closed

type: Journal Article

metadata version: 2021-09-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics