"DyGA: A Hardware-Efficient Accelerator With Traffic-Aware Dynamic ..."

Ruiqi Xie, Jun Yin, Jun Han (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2021.3112826

access: closed

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/XieYH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/XieYH21
Ruiqi Xie, Jun Yin, Jun Han:
DyGA: A Hardware-Efficient Accelerator With Traffic-Aware Dynamic Scheduling for Graph Convolutional Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 68(12): 5095-5107 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.