"A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator ..."

Hao Wu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2023.3325850

access: closed

type: Journal Article

metadata version: 2024-02-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/WuCYYFRLMWZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/WuCYYFRLMWZ24
Hao Wu, Yong Chen, Yiyang Yuan, Jinshan Yue, Xiangqu Fu, Qirui Ren, Qing Luo, Pui-In Mak, Xinghua Wang, Feng Zhang:
A 28-nm Computing-in-Memory-Based Super-Resolution Accelerator Incorporating Macro-Level Pipeline and Texture/Algebraic Sparsity. IEEE Trans. Circuits Syst. I Regul. Pap. 71(2): 689-702 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.