"High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency ..."

Jing Tian, Bo Wu, Zhongfeng Wang (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2021.3094889

access: closed

type: Journal Article

metadata version: 2023-04-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/TianWW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/TianWW21
Jing Tian, Bo Wu, Zhongfeng Wang:
High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier. IEEE Trans. Circuits Syst. I Regul. Pap. 68(9): 3719-3731 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.