"VLSI Architectures and Hardware Implementation of Ultra Low-Latency and ..."

Elivander J. T. Pereira, Dayan Adionel Guimarães, Rahul Shrestha (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3376952

access: closed

type: Journal Article

metadata version: 2024-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/PereiraGS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/PereiraGS24
Elivander J. T. Pereira, Dayan Adionel Guimarães, Rahul Shrestha:
VLSI Architectures and Hardware Implementation of Ultra Low-Latency and Area-Efficient Pietra-Ricci Index Detector for Spectrum Sensing. IEEE Trans. Circuits Syst. I Regul. Pap. 71(5): 2348-2361 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.