"Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method ..."

Fei Lyu et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.3038417

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/LyuXWLWP21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/LyuXWLWP21
Fei Lyu, Xiaoqi Xu, Yu Wang, Yuanyong Luo, Yuxuan Wang, Hongbing Pan:
Ultralow-Latency VLSI Architecture Based on a Linear Approximation Method for Computing Nth Roots of Floating-Point Numbers. IEEE Trans. Circuits Syst. I Regul. Pap. 68(2): 715-727 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.