"Modeling and Mitigating the Interconnect Resistance Issue in Analog RRAM ..."

Yubiao Luo et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSI.2022.3199453

access: closed

type: Journal Article

metadata version: 2024-06-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/LuoWZSH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/LuoWZSH22
Yubiao Luo, Shiqing Wang, Pushen Zuo, Zhong Sun, Ru Huang:
Modeling and Mitigating the Interconnect Resistance Issue in Analog RRAM Matrix Computing Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 69(11): 4367-4380 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.