"veriSIMPLER: An Automated Formal Verification Methodology for SIMPLER ..."

Chandan Kumar Jha et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3424682

access: closed

type: Journal Article

metadata version: 2024-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/JhaQCSHLMD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JhaQCSHLMD24
Chandan Kumar Jha, Khushboo Qayyum, Kemal Çaglar Coskun, Simranjeet Singh, Muhammad Hassan, Rainer Leupers, Farhad Merchant, Rolf Drechsler:
veriSIMPLER: An Automated Formal Verification Methodology for SIMPLER MAGIC Design Style Based In-Memory Computing. IEEE Trans. Circuits Syst. I Regul. Pap. 71(9): 4169-4179 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.