"A Duty-Cycle-Error-Immune Reference Frequency Doubling Technique for ..."

Amr I. Eissa et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3439210

access: closed

type: Journal Article

metadata version: 2024-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/EissaAWG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/EissaAWG24
Amr I. Eissa, Enrique Alvarez-Fontecilla, Colin Weltin-Wu, Ian Galton:
A Duty-Cycle-Error-Immune Reference Frequency Doubling Technique for Fractional-N Digital PLLs. IEEE Trans. Circuits Syst. I Regul. Pap. 71(10): 4524-4537 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.