"A 16-bit 4-MS/s SAR ADC With Dual-Segmental Bit Weight Self-Calibration."

Yanhang Chen et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3408228

access: closed

type: Journal Article

metadata version: 2024-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/ChenHFZHY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/ChenHFZHY24
Yanhang Chen, Qifeng Huang, Yifei Fan, Qiwei Zhao, Siji Huang, Jie Yuan:
A 16-bit 4-MS/s SAR ADC With Dual-Segmental Bit Weight Self-Calibration. IEEE Trans. Circuits Syst. I Regul. Pap. 71(9): 3961-3974 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.